Back to jobs
Altera

Front End ASIC RTL/Logic Verification Engineer

Penang, PenangPosted 1 weeks ago
Full-timeonsitemid

Job Description

Job Details:

Job Description:

  • Develops the verification plan to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.

  • Supports SoC customers to ensure high-quality integration and verification of the IP block.

  • Drives quality assurance compliance for smooth IP-SoC handoff.

Qualifications:

• BS/MS or PhD in Electronics Engineering

• Strong in communication, leadership, investigation, problem solving & analytical skill

• Proficiency with RTL coding using HDL language(s). Familiarity with logic simulation and debug environments

• Knowledge of scripting is an advantage

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

See Your Match Score

Sign up and Renata will show you how this job matches your skills and experience.

1001-5000 employees
San Jose, California, US
Website