Back to jobsUnderstand the design requirements from verification perspective
Functional verification using System Verilog and UVM methodology
Create testbench, verification components, and tests
Create self-checking verification environment with data checkers and assertions
Debug failures using waveforms and test log reports
Drive verification completion with 100% functional coverage and code coverage
Interacting with FPGA design, software and hardware team for test strategies and debugging failures
