Develop and document DFT strategy, architecture and test sequences, including hierarchical DFT, memory built-in self-test (MBIST), automatic test pattern generation (ATPG) and instrument/joint test action group (I/JTAG), and associated boot up and execution sequences.
Complete all test design rule checks (TDRC) and design changes to fix TDRC violations to achieve high test quality.
Develop diagnostic databases, software and hardware for logic and memory fail debug.
Design and implement system level test strategy.
Implement core DFT circuitry, including insertion and hook-up of scan chains, DFT compression, logic BIST, TAP controllers, and Memory BIST (MBIST) logic for IP blocks.

SoC DFT Engineer, Google Cloud

Job Description