TPU RTL Design Engineer, Networking, Inter-Chip Interconnects

Posted 5 days ago

Collaborate with the Verification team to develop test plans, debug RTL, and ensure functional correctness.
Work closely with the Physical Design team to meet timing, area, power, and manufacturability requirements.
Define and document the microarchitecture for complex digital designs within the TPU.
Write high-quality, performant, and power-efficient RTL code, primarily in SystemVerilog.

Software Engineering Manager II, Core, Web Ecosystem

Technical Program Manager II, Product Operations, Pixel Watch

Clinical Specialist, Mental Health

Staff Network Security Engineer, Google Enterprise Network

Technical Program Manager III, Sensors Engineering, Platforms and Devices

Security and AI Sales Specialist, SMB, Google Cloud (English, Japanese)

TPU RTL Design Engineer, Networking, Inter-Chip Interconnects at Dahl Consulting | Renata

Job Description