Back to jobs
Google

Senior Board Design Engineer

Posted 2 weeks ago

Job Description

  • Lead the schematic capture and component selection for high-density, multi-layer Printed Circuit Boards (20+ layers) incorporating high-power ASICs (TPUs/CPUs), FPGAs, and high-speed memory (High Bandwidth Memory/DDR5).
  • Design and validate high-speed interfaces including Peripheral Component Interconnect Express (PCIe) Gen 6.0/7.0, 400G/800G/1.6T ethernet (PAM4). Collaborate with Signal Integrity (SI) engineers to define routing constraints and stack-up.
  • Design multi-phase power regulators (VRMs) capable of delivering 1000A currents with fast transient response for AI processors.
  • Work closely with PCB layout designers to guide placement and routing of critical signals and power planes.
  • Lead the lab bring-up of first-silicon/first-board. Debug complex hardware issues using oscilloscopes, Time-Domain Reflectometers (TDRs), and logic analyzers. Root-cause failures to component, assembly, or design issues.

See Your Match Score

Sign up and Renata will show you how this job matches your skills and experience.

Get Started Free
Senior Board Design Engineer at Google | Renata