TPU RTL Design Engineer, Networking, Inter-Chip Interconnects

Posted 5 days ago

Collaborate with the Verification team to develop test plans, debug RTL, and ensure functional correctness.
Work closely with the Physical Design team to meet timing, area, power, and manufacturability requirements.
Define and document the microarchitecture for complex digital designs within the TPU.
Write high-quality, performant, and power-efficient RTL code, primarily in SystemVerilog.

Territory Manager, Small and Medium Businesses, Google Cloud

Data Center Facilities Technician, Controls

Engineering Analyst, Cloud AI Abuse

Go-to-Market Growth Lead

Senior Strategist, Ads and Shopping, Scams

Senior Physical Design Flow and Methodology Engineer

TPU RTL Design Engineer, Networking, Inter-Chip Interconnects at Google | Renata

Job Description