Back to jobs
Job Description
- Design and implement DSP algorithms for high-speed PHYs, focusing on FFE/DFE and timing recovery loops.
- Perform rigorous fixed-point analysis to minimize bit-width (Area/Power) while maintaining the required Signal-to-Noise Ratio (SNR).
- Develop bit-exact C++/SystemC models to verify RTL against architectural intent.