Back to jobs
ThreatGRID, part of Cisco

ASIC Engineering Design Verification Leader

Pune, IndiaPosted Today
Full time

Job Description

What You'll Do

We are looking for talented and experienced Design Verification Engineer to join our team and be a hands-on verification engineer for Cisco's silicon photonics driver integrated circuits for next generation of products for 100, 200 and 400G per Lambda solutions. You will be a part of a wider team verifying control loop state machines, CPU subsystems, interfaces, receive and transmit paths in a silicon photonics module.

 

With a good understanding of digital systems and RTL design fundamentals, you will help develop test benches and write functional tests to provide coverage at block level testing and top-level testing as well. You will be responsible for writing analog models as well as verifying functionality across analog and digital interfaces. Post silicon, you will also be responsible for converting these to ATE test vectors. You will participate in all stages of design from concept to production.

Specific responsibilities include:

  • Develop testbench components and directed and random verification scenarios

  • Good understanding of high speed SerDes, Ethernet, D2D PHY IP & Protocols

  • Proven ability to build UVM components (agents, drivers, monitors, scoreboards, sequences) and implement constrained-random and directed test strategies

  • Ability to understand coverage metrics and functional specifications

  • Develop and document test plans at block level and migrate plans to top level

  • Develop and document full chip analog and digital verification test plans and analyze coverage, add scenarios to enhance coverage

  • Good knowledge of testability and Design for Test

  • Must have good knowledge of Python and C. Develop scripts for automated analysis and reports

  • Independently debug functional simulations and identify design bugs

  • FW/C-Coding and verification of CPU sub-systems with FW

  • Good understanding of RTL digital design and DFT (Design for Test) principles

  • Familiarity with Linux-based development environments

  • Excellent organizational, teamwork, and communication skills

 

Who You’ll Work With:

As a Verification Engineer, you will work with a diverse team of engineers spanning multiple disciplines. At the concept phase you will create verification documentation and work with senior engineers to help with defining the verification methodology and developing testbench components. During the initial design phase, you will be a part of block level verification and then you will transition to full chip verification. You will run verification at block & chip level with various high-speed IPs integrated like ODSP, D2D IP, SerDes XSR, SerDes PAM4 integrated drivers/TIA, and control functions. You will develop functional coverage models, assertions, and debug complex verification issues within a UVM-based framework. Prior to tapeout you will run functional scenarios with CPU FW loaded and verify functionality at the CPU sub-system level. You may be involved in FPGA verification. Post Silicon you will be involved in ATE test plan and test vector generation, ATE testing and release to production

 

Who You Are

  • Bachelor’s degree program in EE, master’s preferred. Familiarity with hardware description languages (HDLs), such as Verilog/System Verilog) 

  • Preferred experience 5-10 years

  • Strong hands-on experience with UVM (Universal Verification Methodology) for developing scalable, reusable, and coverage-driven verification environments.

  • Familiarity with UVM phases, configuration mechanisms, factory overrides, and reuse across block, subsystem, and SoC-level verification

  • Good understanding of SPI/I2C protocols

  • Good understanding of CPU sub-systems

  • FPGA experience is a plus

  • Familiarity with ODSP & integrated transceiver features, control functions is a plus

  • Good understanding of SerDes, Ethernet, D2D PHY IP & Protocols

  • Experience with RTL design and simulation tools (e.g., Synopsys, Cadence, Mentor Graphics).

  • Exposure to scripting languages (e.g., Python, Perl, TCL) for automation.

  • Familiarity with ASIC/SoC design flow.

  • You must be a team player and be able to drive decisions quickly with consensus building.

  • Strong analytical, problem-solving and debugging skills

  • Strong teamwork, communication, and organizational skills

 

Minimum Qualifications

  • Bachelor’s or Masters in Electronics Engineering (or equivalent/related)

  • 3 years of functional verification experience

  • Strong skills in RTL design, ASIC design flow, DFT

  • Proficient in Python and C

  • Proficient in Microsoft Office Applications: Power Point, Excel, Word

Why Cisco

WE ARE CISCO

#WeAreCisco, where each person is unique, but we bring our talents to work as a team and make a difference. Here’s how we do it.

We embrace digital and help our customers implement change in their digital businesses. Some may think we’re “old” (30 years strong!) and only about hardware, but we’re also a software company. And a security company. A blockchain company. An AI/Machine Learning company. We even invented an intuitive network that adapts, predicts, learns, and protects. No other company can do what we do – you can’t put us in a box!

But “Digital Transformation” is an empty buzz phrase without a culture that allows for innovation, creativity, and yes, even failure (if you learn from it.)

Day to day, we focus on the give and take. We give our best, we give our egos a break, and we give of ourselves (because giving back is built into our DNA.) We take accountability, we take bold steps, and we take difference to heart. Because without diversity of thought and a commitment to equality for all, there is no moving forward.

So, you have colorful hair? Don’t care. Tattoos? Show off your ink. Like polka dots? That’s cool.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

See Your Match Score

Sign up and Renata will show you how this job matches your skills and experience.

1-10 employees
New York, New York, US
Website
ASIC Engineering Design Verification Leader at ThreatGRID, part of Cisco | Renata